

GENERAL DESIGN GUIDE LINES

CONDUCTORS	Minimum Line Width / Minimum Space Width	12.5 μm
	Line Width Tolerance	5 μm Standard 2.5 μm Select
	Space Tolerance	5 μm Standard 2.5 μm Select
	Minimum Pad Size Around VIA (D : hole diameter)	250 μm + D
RESISTORS	Nominal Tolerance	5%
	Minimum Spacing Between Resistors	50 μm
	Minimum Length and / or Width	50 μm
	Nominal Sheet Resistance (ohms/ \square) Preferred Sheet Resistance (ohms/ \square)	10 - 200 50 or 100
METALIZED HOLES (VIA'S)	Minimum Aspect Ratio (Hole diameter: Substrate thickness)	0.6:1
	Minimum Tolerance	50 μm
	Minimum Distance from Hole Circumference To Edge (T : substrate thickness) or adjacent hole circumference	T
	Minimum True Center Tolerance	25 μm
SUBSTRATES	Thickness Tolerance	$\pm 10\%$
	Minimum Length / Width Tolerance	25 μm
	Surface Finish (Microinch - CLA not available in all materials)	< 100 nm
	Typical Camber	0.3%
DATA FORMAT	DXF, DWG Traces: Closed Polylines (0 Width)	
	Minimum Resistor On Conductor Overlap	50 μm